Other articles

  1. First Post

    Plain text

    Italic text

    Bold text

    • This
    • is a
    • bulleted list


    Here is some Python code:

    def add(a, b):
        return a + b

    Here is some Verilog code:

    module add #(int N)
        input logic [N-1:0] a,
        input logic [N-1:0] b,
        output logic [N-1:0 ...
    read more

    There are comments.

  2. SystemVerilog Rant

    I dislike SystemVerilog.

    The only thing I dislike more than SystemVerilog itself is that it is really the only choice for a hardware description language today. Nowadays there are two alternative, both horrible: VHDL, and SystemC. VHDL is a non-starter (it's based on Ada), and SystemC isn't even ...

    read more

    There are comments.

Page 1 / 1